WHAT IS CLAIMED IS:

- 1. A phase-locked loop (PLL), comprising:
- a digital feedback delay line having a plurality of taps; and
- 3 tap selection logic, coupled to said digital feedback delay
- 4 line, for activating one of said plurality of taps and thereby
- 5 insert a corresponding delay into said PLL.
 - 2. The PLL as recited in Claim 1 wherein each of said taps comprises a multiplexer.
 - 3. The PLL as recited in Claim 2 wherein said multiplexer is a 2:1 input multiplexer.
 - 4. The PLL as recited in Claim 1 wherein said digital feedback delay line has at least four of said taps.
- 5. The PLL as recited in Claim 4 wherein said digital feedback delay line has 32 of said taps.
- 6. The PLL as recited in Claim 1 wherein said PLL drives a latch.
 - 7. The PLL as recited in Claim 1 wherein said tap selection

2 logic comprises a register.

The first and upon specific to the state of the state of

2

2

- 8. A method of programmably adjusting a phase of a reference2 clock signal, comprising:
- 3 passing said reference clock signal through a phase-locked
- 4 loop (PLL) that includes a digital feedback delay line having a
- 5 plurality of taps; and
- 6 activating one of said plurality of taps to insert a
- 7 corresponding delay into said PLL.
 - 9. The method as recited in Claim 8 wherein each of said taps comprises a multiplexer.
 - 10. The method as recited in Claim 9 wherein said multiplexer is a 2:1 input multiplexer.
 - 11. The method as recited in Claim 8 wherein said digital feedback delay line has at least four of said taps.
- 12. The method as recited in Claim 11 wherein said digital feedback delay line has 32 of said taps.
 - 13. The method as recited in Claim 8 further comprising employing said PLL to drive a latch.

2

2

3

4

5

6

- 14. A synchronous sequential logic circuit, comprising:
- 2 a system clock that produces a reference clock signal;
 - a plurality of interconnected modules that operate synchronously to communicate data therebetween, each of said plurality of interconnected modules containing a phase-locked loop (PLL) that receives said reference clock signal and includes:
 - a digital feedback delay line having a plurality of taps, and

tap selection logic, coupled to said digital feedback delay line, for activating one of said plurality of taps and thereby insert a corresponding delay into said PLL.

- 15. The circuit as recited in Claim 14 wherein each of said taps comprises a multiplexer.
- 16. The circuit as recited in Claim 15 wherein said multiplexer is a 2:1 input multiplexer.
- 17. The circuit as recited in Claim 14 wherein said digital feedback delay line has at least four of said taps.
- 18. The circuit as recited in Claim 17 wherein said digital feedback delay line has 32 of said taps.

- 19. The circuit as recited in Claim 14 wherein said PLL drives a latch.
- 20. The circuit as recited in Claim 14 wherein said tap selection logic comprises a register.